

MS-7853 Ver: 1.0

CPU:

INTEL - Celeron 887 BGA1023

System Chipset:

INTEL - NM70 BGA989

OnBoard Chipset:

HD Audio Codec:ALC662-VD

LAN:RTL8105E-VD Co-lay RTL8111F-VB

SIO:Nuvoton NCT5533D

Flash ROM: 64Mb SPI (PCH)

Main Memory:

DDRIII (1066/1333MHz) *1

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X1) Slot * 1

Mini PCIE Slot * 1

PWM:

Controller: Intersil / ISL95837 1+1 Phase

CPU+GPU: Intersil / ISL95837 1 Phase

CPU VTT:INTERSIL/ISL95870BHRZ-T 1 Phase

CPU SA : INTERSIL/ISL95870BHRZ-T 1 Phase

DDR:ON Semiconductor/NCP1589LMNTWG

ACPI:

UPI

Other:


SATA2.0 x1 (PCH)

SATA3.0 x1 (PCH)


USB2.0 RearX4 Front x4

D-SUB/HDMI/*1






Title	Page
Cover Sheet	1
Block Diagram	2
CPU--HOST BUS	3
CPU--DDR3	4
CPU--POWER	5
CPU--GRAPHICS POWER	6
CPU--GND	7
CPU--RESERVE	8
DDR III --UDIMM1	9
PCH--HDA/JTAG/SATA	10
PCH--PCI-E/SMBUS/CLK	11
PCH--DMI/FDI/GPIO	12
PCH--LVDS/DDI	13
PCH--PCI/USB/NVRAM	14
PCH--GPIO/NCTF/RSVD	15
PCH--POWER1	16
PCH--POWER2	17
PCH--GND	18
PCH--STRAPS	19
PCIE x16/x1	20
MINI PCIE	21
HDMI	22
VGA	23
RTL8105E-VD co 8111F-VB-CG	24
Azalia CODEC ALC662 VD	25
SUPER I/O NCT5533D	26
SATA / FAN Control	27
USB Connector	28
Single power output supply	29
DC_IN supply	30
VCC3&VCC5&5VSB&3VSB	31
DDR power	32
CPU_VTT - ISL95870 1-Phase	33
CPU_SA - ISL95870 1-Phase	34
VRD_ISL95837	35
VCCP & GFX MOS CHOKE CAP	36
ATX F_Panel/EMI/TPM/LPT	37
EMI for power	38
XDP / Manual Parts	39




SANDY BRIDGE 2C BGA PROCESSOR (GRAPHICS POWER)



PROCESSOR DRIVEN Vref PATH WAS STUFFED BY DEFAULT:
M1 Implementation: 0 ohm stuff, Mos unstuff




SANDY BRIDGE 2C BGA PROCESSOR (GND)



AV862701085401_BGA1023-RH

SANDY BRIDGE 2C BGA PROCESSOR (RESERVED)




CFG2 - PCI-Express Static Lane Reversal	
CFG2	1 Normal Operation 0 Lane Numbers Reversed 15 => 0, 14 => 1, ...

CFG4 - Display Port Presence	
CFG4	1 Disabled: No Physical Display Port attached to Embedded Display Port (NC in DG) 0 Enabled: An external Display Port device is connected to the Embedded Display Port (Pull down to GND through a 1K f 5% resistor)




PCI-Express Configuration Select	
CFG[6:5]	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express (Default)

PEG DEFER TRAINING	
CFG7	1 (Default) PEG train immediately following xRESETB de assertion 0 PEG wait for BIOS for training


DDRIII DIMM_A0




Chassis Intrusion



SATA port 1 3 are not support on NM70




SPI FLASH ROM
Place close to SE




64M : M31-25Q6433-W03



RTC Block








Clear CMOS for HW




Clear CMOS for SW



PANTHER POINT (DMI,FDI,GPIO)




PANTHER POINT (LVDS,DDI)



PANTHER POINT (GPIO,VSS_NCTF,RSVD)

Integrated Clock Chip Enable	
ICC_EN	High: use CK505 (buffer through mode) Low: use PCH (integrated clock mode)


Stuff (WLAN Control via PCH)




X-A4	VSS_NCTF_1	BG2x
X-A44	VSS_NCTF_2	BG4x
X-A45	VSS_NCTF_3	BH3x
X-A46	VSS_NCTF_4	BH4x
X-A5	VSS_NCTF_5	BH5x
X-A6	VSS_NCTF_6	BH6x
X-B3	VSS_NCTF_7	C2-x
X-B47	VSS_NCTF_8	C48x
X-BD1	VSS_NCTF_9	D1-x
X-D49	VSS_NCTF_10	D49x
X-BE1	VSS_NCTF_11	EL-x
X-E49	VSS_NCTF_12	E49x
X-BE1	VSS_NCTF_13	F1-x
X-E49	VSS_NCTF_14	F49x

CPI_PPT_Rev.05

GPIO0 & 6 & 16 & 17 & 22 & 34 & 38 & 48 --If not used,require pull up 3V3RUN
GPIO57 --If not used,require pull up 3VSUS
GPIO15--Not support AMT,Transport Layer Security Disable(High is support TLS,internal pull-down)
GPIO27 is deep S4 & S5 weak up event,internal pull high.& It's VCCFDIPLL internal VRM strapping pin
GPIO35 --Define to EDID Select (If not used,require pull down)



DMI & FDI Termination Voltage	
NV_CLE	Set to VSS when LOW Set to VCC when High



TLS Confidentiality	
TLSEN	Low = Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High = Intel ME Crypto TLS cipher suite with confidentiality

	MICRO-STAR INT'L CO.,LTD	
	MS-7853	
Size Custom	Document Description PantherPoint (GPIO/NCTF/RSVD)	Rev 1.0
Date: Monday, January 07, 2013	Sheet 15	of 46

PANTHER POINT (GND)

U2H		
AA17	VSS101	VSS800
AA2	VSS102	VSS801
AA3	VSS103	VSS802
AA33	VSS104	VSS803
AA34	VSS105	VSS804
AB11	VSS106	VSS805
AB14	VSS107	VSS806
AB39	VSS108	VSS807
AB4	VSS109	VSS808
AB41	VSS110	VSS809
AB5	VSS111	VSS810
AB7	VSS112	VSS811
AC19	VSS113	VSS812
AC2	VSS114	VSS813
AC21	VSS115	VSS814
AC24	VSS116	VSS815
AC33	VSS117	VSS816
AC34	VSS118	VSS817
AC48	VSS119	VSS818
AD10	VSS120	VSS819
AD11	VSS121	VSS820
AD12	VSS122	VSS821
AD13	VSS123	VSS822
AD19	VSS124	VSS823
AD4	VSS125	VSS824
AD6	VSS126	VSS825
AD7	VSS127	VSS826
AD31	VSS128	VSS827
AD34	VSS129	VSS828
AD36	VSS130	VSS829
AD7	VSS131	VSS830
AD8	VSS132	VSS831
AD9	VSS133	VSS832
AD4	VSS134	VSS833
AD4	VSS135	VSS834
AD6	VSS136	VSS835
AD43	VSS137	VSS836
AD4	VSS138	VSS837
AD6	VSS139	VSS838
AE2	VSS140	VSS839
AE3	VSS141	VSS840
AE10	VSS142	VSS841
AE12	VSS143	VSS842
AE14	VSS144	VSS843
AE16	VSS145	VSS844
AE19	VSS146	VSS845
AE24	VSS147	VSS846
AE3	VSS148	VSS847
AE4	VSS149	VSS848
AE9	VSS150	VSS849
AE7	VSS151	VSS850
AE29	VSS152	VSS851
AE31	VSS153	VSS852
AE38	VSS154	VSS853
AE4	VSS155	VSS854
AE42	VSS156	VSS855
AE48	VSS157	VSS856
AE5	VSS158	VSS857
AE7	VSS159	VSS858
AE8	VSS160	VSS859
AE9	VSS161	VSS860
AG19	VSS162	VSS861
AG2	VSS163	VSS862
AG21	VSS164	VSS863
AG48	VSS165	VSS864
AH11	VSS166	VSS865
AH1	VSS167	VSS866
AH6	VSS168	VSS867
AK5	VSS169	VSS868
AK6	VSS170	VSS869
AK2	VSS171	VSS870
AK7	VSS172	VSS871
AK19	VSS173	VSS872
AK21	VSS174	VSS873
AK24	VSS175	VSS874
AK34	VSS176	VSS875
AK12	VSS177	VSS876
AK3	VSS178	VSS877
AK3	VSS179	VSS878



CPT_PPT_Rev_0p5

U2L		
AY4	VSS160	VSS259
AY42	VSS161	VSS260
AY46	VSS162	VSS261
AY8	VSS163	VSS262
B11	VSS164	VSS263
B11	VSS165	VSS264
B19	VSS166	VSS265
B23	VSS167	VSS266
B27	VSS168	VSS267
B31	VSS169	VSS268
B35	VSS170	VSS269
B39	VSS171	VSS270
B7	VSS172	VSS271
B46	VSS173	VSS272
B47	VSS174	VSS273
B616	VSS175	VSS274
B620	VSS176	VSS275
B822	VSS177	VSS276
B824	VSS178	VSS277
B826	VSS179	VSS278
B838	VSS180	VSS279
B84	VSS181	VSS280
B846	VSS182	VSS281
BC14	VSS183	VSS282
BC18	VSS184	VSS283
BC2	VSS185	VSS284
BC22	VSS186	VSS285
BC26	VSS187	VSS286
BC32	VSS188	VSS287
BC34	VSS189	VSS288
BC36	VSS190	VSS289
BC40	VSS191	VSS290
BC42	VSS192	VSS291
BC46	VSS193	VSS292
BD46	VSS194	VSS293
BD6	VSS195	VSS294
BE22	VSS196	VSS295
BE24	VSS197	VSS296
BE40	VSS198	VSS297
BE10	VSS199	VSS298
BE12	VSS200	VSS299
BE22	VSS201	VSS300
BE24	VSS202	VSS301
BE24	VSS203	VSS302
BE24	VSS204	VSS303
BE24	VSS205	VSS304
BE26	VSS206	VSS305
BD3	VSS207	VSS306
BE30	VSS208	VSS307
BE38	VSS209	VSS308
BE40	VSS210	VSS309
BE9	VSS211	VSS310
BE12	VSS212	VSS311
BE21	VSS213	VSS312
BE33	VSS214	VSS313
BE44	VSS215	VSS314
BE44	VSS216	VSS315
BE44	VSS217	VSS316
BE44	VSS218	VSS317
BE44	VSS219	VSS318
BE44	VSS220	VSS319
BE44	VSS221	VSS320
BE44	VSS222	VSS321
BE44	VSS223	VSS322
BE44	VSS224	VSS323
BE44	VSS225	VSS324
BE44	VSS226	VSS325
BE44	VSS227	VSS326
BE44	VSS228	VSS327
BE44	VSS229	VSS328
BE44	VSS230	VSS329
BE44	VSS231	VSS330
BE44	VSS232	VSS331
BE44	VSS233	VSS332
BE44	VSS234	VSS333
BE44	VSS235	VSS334
BE44	VSS236	VSS335
BE44	VSS237	VSS336
BE44	VSS238	VSS337
BE44	VSS239	VSS338
BE44	VSS240	VSS339
BE44	VSS241	VSS340
BE44	VSS242	VSS341
BE44	VSS243	VSS342
BE44	VSS244	VSS343
BE44	VSS245	VSS344
BE44	VSS246	VSS345
BE44	VSS247	VSS346
BE44	VSS248	VSS347
BE44	VSS249	VSS348
BE44	VSS250	VSS349
BE44	VSS251	VSS350
BE44	VSS252	VSS351
BE44	VSS253	VSS352
BE44	VSS254	VSS353
BE44	VSS255	VSS354
BE44	VSS256	VSS355
BE44	VSS257	VSS356
BE44	VSS258	VSS357

CPT_PPT_Rev_0p5

CP REQUIRED STRAPS

BOOT DEVICE	GNT1	SATA1GP/GPIO19
LPC	0	0
PCI	0	1
SPI	1	1




PLL ON DIE VR, ENABLE	
GPIO28	Internal pull high (Enable)
	Low: Disable



1: INT3_3V# to asserted for 16 PCI clock to reset the processor by some events occur.
0: Can not to reset the processor.

DMI termination voltage override	
GPI036	Low-- TX,RX terminated to same voltage (DC coupling mode)default

GPI036 --CRB connector to 3V




This signal has a weak internal pull-down.
NOTES:
1. The internal pull-down is disabled after PLTRST# deasserts.
2. This signal should not be pulled high when strap is sampled.

FDI termination voltage override	
GPI037	Low-- TX,RX terminated to same voltage (DC coupling mode)default



This signal has a weak internal pull-down.
NOTES:
1. The internal pull-down is disabled after PLTRST# deasserts.
2. This signal should not be pulled high when strap is sampled.



HDA_SYNC
OD PLL VR SUPPLY SEL
0: 1.6V SUPPLY *
1: 1.5V SUPPLY




Disable ME in Manufacturing mode

1-2	Normal
2-3	ME

HDA_SDO
Disable ME in Manufacturing Mode
when pull LOW

HDA_SDO has internal pull down.
Default should be connected to SDIN of codec, no pull up/down.
To Disable ME need to have a jumper to pull high



Sugar Bay / Huron River IVB Ready



Internal Voltage Regulator Enable: This signal enables the internal 1.05 V regulators when pulled high.
This signal must be always pulled-up to VccTCT on desktop platform and may optionally be pulled low on mobile platforms if using an external VR for the Dpmux rail.

In Deep Sleep Power Well.
If not used,require a weak pull-up(8.2k-10k) to VccDSW3.3



DSWVRM
0 : Disable Internal Deep Sleep 1.05 V regulators.
1 : Enable Internal Deep Sleep 1.05 V regulators.

This signal enables the internal Deep Sleep 1.05 V regulators. Must beconnected even when not supporting DSW.



SPKR
0 : EN TCO REBOOT *
1 : DIS TCO REBOOT




MICRO-STAR INT'L CO.,LTD


MS-7853

Rev	Document Description	Rev
Custom	PantherPoint (STRAIPS)	1.0
Date: Monday, January 07, 2013	Sheet	19 of 46

PCI_Express X16 Slot



PCI EXPRESS x1-PORT



MICRO-STAR INT'L CO., LTD







MS-7853

Size Custom Document Description


PCIe x16/x1

Date: Monday, January 07, 2013 Sheet 20 of 46

Rev 1.0








HDMI Port



D-Sub

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)





SATA 6Gb/s



SATA 3Gb/s

Supply power for SATA

NM70: SATA 6 Gb/s support on port 0 only.



CPU FAN and System FAN




[illegible][illegible]


Figure 10 illustrates the USB OC Pin Connections. The connections are as follows:

- USB_OC0 is connected to FUSB_SVCC1 via R602 (10K 1% 0.402) and R601 (15K 1% 0.402).
- USB_OC1 is connected to FUSB_SVCC2 via R625 (10K 1% 0.402) and R625 (15K 1% 0.402).
- USB_OC4 is connected to RUSB_SVCC1 via R119 (10K 1% 0.402) and R120 (15K 1% 0.402).
- USB_OC5 is connected to USB_SVCC2 via R292 (10K 1% 0.402).

Lenovo Consumer MB common spec V0.2:
Must reserve ESD protection diode on USB front header 5V_Dual power.




Single power:unstuff;
DC_IN:stuff;



Single power:unstuff;
DC_IN:stuff;

+12V






MICRO-STAR INT'L CO.,LTD

MS-7853



Size	Document Description	Rev
Custom	USB Connector	1.0
Date: Monday, January 07, 2013	Sheet 30 of 48	

ISL95837 Single Phase For VR12 solution











EMI



For PCIE 16X & FDI DMI Lanes reference not continuous



OPT	Configure	BOM	Function

Simulation



MANUAL PART



BAT1X1
BAT-CH2030-RH



PCB1


AVL1
D06-0100161-P52
D06-0100101-K26




USB_LAN1
KJH2_USBX2_LEDX2_TX-100-RH-13





AUDIO2
AUDIO 1X3




Optical Fiducial Marks-120




Mounting Holes




Voltage test point







Single output power supply




DC IN Power Supply




G3 w/RTC Loss to S4/S5 (With Deep Sx Support) Timing Diagram




G3 w/RTC Loss to S4/S5 (Without Deep Sx Support) Timing Diagram




S5 to S0 Timing Diagram




PWROK MAP




RESET MAP




G3-S5



S5-S0



GPIO Map



MICRO-STAR INT'L CO.,LTD

MS-7853

Size
Custom

Document Description:
GPIO MAP

Date: Monday, January 07, 2013

Sheet 44 of 46

Rev
1.0

GPIO	Alt Function	I/O/NC	Power	Tol	Default	Signal Name	Input/Output	Pull-Hi/Pull-Low
GPIO[0]	BMBUSY#	I/O	Main	3.3V	GPI	BM_BUSY#	Input	Pull-Hi
GPIO[1]	TACH1	I/O	Main	3.3V	GPI	GPIO1	Input	Pull-Hi
GPIO[2]	PIRQE#	I/O	Main	5V	GPI	PIRQE#	Output	Pull-Hi
GPIO[3]	PIROF#	I/O	Main	5V	GPI	PIROF#	Input	Pull-Hi
GPIO[4]	PIROG#	I/O	Main	5V	GPI	PIROG#	Input	Pull-Hi
GPIO[5]	PIROH#	I/O	Main	5V	GPI	PIROH#	Input	Pull-Hi
GPIO[6]	TACH2	I/O	Main	3.3V	GPI	GPIO6	Input	Pull-Hi
GPIO[7]	TACH2	I/O	Main	3.3V	GPI	GPIO7	Input	Pull-Hi
GPIO[8]	Unmuxed	I/O	Resume	3.3V	GPO	GPIO8	Output	Pull-Hi
GPIO[9]	OC5#	I/O	Resume	3.3V	Native	USB_OCP#5	Input	Pull-Hi
GPIO[10]	OC6#	I/O	Resume	3.3V	Native	USB_OCP#6	Input	Pull-Hi
GPIO[11]	SMBALERT#	I/O	Resume	3.3V	Native	PCH_SMBALERT#	Output	Pull-Hi
GPIO[12]	LAN_PHY_PWR_CTRL	I/O	Resume	3.3V	Native	MON_PWRBTN	Output	NC
GPIO[13]	HDA_DOCK_RST#	I/O	Resume	3.3V	GPI	SIO_PME#	Input	Pull-Hi
GPIO[14]	OC7#	I/O	Resume	3.3V	Native	USB_OCP#7	Input	Pull-Hi
GPIO[15]	Unmuxed	I/O	Resume	3.3V	GPO	SPL_HOLD_GPO#	Output	Pull-Hi
GPIO[16]	SATA4GP	I/O	Main	3.3V	GPI	PCH_GPIO16	Input	Pull-Hi
GPIO[17]	TACH0	I/O	Main	3.3V	GPI	GPIO17	Input	Pull-Hi
GPIO[18]	PCIECLKRQ1#	I/O	Main	3.3V	Native	PCIECLKRQ1#	Input	Pull-Hi
GPIO[19]	SATA1GP	I/O	Main	3.3V	GPI	PCH_GPIO19	Input	Pull-Hi
GPIO[20]	PCIECLKRQ2#	I/O	Main	3.3V	Native	PCIECLKREQ2#	Input	Pull-Hi
GPIO[21]	SATA0GP	I/O	Main	3.3V	GPI	PCH_GPIO21	Input	Pull-Hi
GPIO[22]	SCLOCK	I/O	Main	3.3V	GPI	PCH_GPIO22	Input	Pull-Hi
GPIO[23]	LDRQ1#	I/O	Main	3.3V	Native	CLR_CMOS	Input	NC
GPIO[24]	Unmuxed	I/O	Resume	3.3V	GPO	MINI_PWRON	Output	Pull-Hi
GPIO[25]	PCIECLKRQ3#	I/O	Resume	3.3V	Native	PCIECLKRQ3#	Input	Pull-Hi
GPIO[26]	PCIECLKRQ4#	I/O	Resume	3.3V	Native	PCIECLKRQ4#	Input	Pull-Hi
GPIO[27]	Unmuxed	I/O	DSW	3.3V	GPI	PCH_GPIO27	Output	Pull-Hi
GPIO[28]	Unmuxed	I/O	Resume	3.3V	GPO	PCH_GPIO28	Input	Pull-Hi
GPIO[29]	SLP_LAN#	I/O	Resume	3.3V	Native	SLP_LAN#	Output	NC
GPIO[30]	SUS_PWRDN_ACK/SUS_WARN#	I/O	Resume	3.3V	GPI	SUSWARN#_CP	Output	NC
GPIO[31]	Unmuxed	I/O	DSW	3.3V	GPI	GPIO31	Input	Pull-Hi
GPIO[32]	CLKRUN#	I/O	Main	3.3V	GPO	PCH_GPIO32	Output	NC
GPIO[33]	HDA_DOCK_EN#	I/O	Main	3.3V	GPO	SPL_WP#	Output	Pull-Hi
GPIO[34]	STP_PCI	I/O	Main	3.3V	GPI	STP_PCI#	Input	Pull-Hi
GPIO[35]	Unmuxed	I/O	Main	3.3V	GPO	EAPD	Output	NC
GPIO[36]	SATA2GP	I/O	Main	3.3V	GPI	PCH_GPIO36	Input	NC

PIN NAME	USAGE	Input/Output	NOTES
GPIO0	NA	NA	NA
GPIO4	SIO_GP04	Input	NA
GPIO20	NA	NA	NA
GPIO21	NA	NA	NA
GPIO22	NA	NA	NA
GPIO23	NA	NA	NA
GPIO24	SIO_WAKE	Input	Wake up signal from LAN
GPIO25	AMDPWR_EN	Input	Pin strap which disabled AMD power sequence
GPIO26	GPIO_26	NA	NA
GPIO41	SML1_CLK	Input	SMBus master clock
GPIO42	SML1_DATA	Bi-direct	SMBus master bi-directional Data
GPIO54	SLP_SUS#	Input	DSW signal
GPIO56	NA	NA	NA
GPIO57	NA	NA	NA
GPIO74	PWR_LED	Output	Power LED control signal.
GPIO75	LANPWR_EN	Output	LAN power enable signal.
GPIO80	CTSA#	NA	NA
GPIO81	DSRA#	NA	NA
GPIO82	RTSA#	NA	NA
GPIO83	DTRA#	NA	NA
GPIO84	SINA	NA	NA
GPIO85	SOUTA	NA	NA
GPIO86	DCDA#	NA	NA
GPIO87	RIA#	NA	NA

GPIO	Alt Function	I/O/NC	Power	Tol	Default	Signal Name	Input/Output	Pull-Hi/Pull-Low
GPIO[37]	SATA3GP	I/O	Main	3.3V	GPI	PCH_GPIO37	Input	Pull-Hi
GPIO[38]	SLOAD	I/O	Main	3.3V	GPI	PCH_GPIO38	Input	Pull-Hi
GPIO[39]	SDATAOUT0	I/O	Main	3.3V	GPI	GFX_DET	Input	Pull-Hi
GPIO[40]	OC1#	I/O	Resume	3.3V	Native	USB_OCP#1	Input	Pull-Hi
GPIO[41]	OC2#	I/O	Resume	3.3V	Native	USB_OCP#2	Input	Pull-Hi
GPIO[42]	OC3#	I/O	Resume	3.3V	Native	USB_OCP#3	Input	Pull-Hi
GPIO[43]	OC4#	I/O	Resume	3.3V	Native	USB_OCP#4	Input	Pull-Hi
GPIO[44]	PCIECLKRQ5#	I/O	Resume	3.3V	Native	PCIECLKREQ5#	Input	Pull-Hi
GPIO[45]	PCIECLKRQ6#	I/O	Resume	3.3V	Native	PCH_GPIO45	Input	Pull-Hi
GPIO[46]	PCIECLKRQ7#	I/O	Resume	3.3V	Native	PCIECLKRQ7#	Input	Pull-Hi
GPIO[48]	SDATAOUT1	I/O	Main	3.3V	GPI	PCH_GPIO48	Input	Pull-Hi
GPIO[49]	SATA5GP	I/O	Main	3.3V	GPI	PCH_GPIO49	Input	Pull-Hi
GPIO[50]	Unmuxed	I/O	Main	3.3V	GPI	PCI_PREQ#1	Input	Pull-Hi
GPIO[51]	Unmuxed	I/O	Main	3.3V	GPO	PGNT#1	Input	NC
GPIO[52]	Unmuxed	I/O	Main	3.3V	GPI	PCI_REQ2#	Input	Pull-Hi
GPIO[53]	Unmuxed	I/O	Main	3.3V	GPO	PGNT#2	Output	NC
GPIO[54]	Unmuxed	I/O	Main	3.3V	GPI	PCI_REQ3#	Input	Pull-Hi
GPIO[55]	Unmuxed	I/O	Main	3.3V	GPO	PGNT#3	Output	NC
GPIO[57]	Unmuxed	I/O	Resume	3.3V	GPI	GPIO57	Input	Pull-Hi
GPIO[58]	SML1CLK#	I/O	Resume	3.3V	Native	PCH_SML1CLK	Output	Pull-Hi
GPIO[59]	OC0#	I/O	Resume	3.3V	Native	USB_OCP#0	Input	Pull-Hi
GPIO[60]	SML0ALERT#	I/O	Resume	3.3V	Native	DRAMRST_CNTRL_PCH	Output	Pull-Hi
GPIO[61]	SUS_STAT#	I/O	Resume	3.3V	Native	SUS_STAT#	Output	NC
GPIO[62]	SUSCLK	I/O	Resume	3.3V	Native	SUSCLK	Output	NC
GPIO[63]	SLP_S5#	I/O	Resume	3.3V	Native	PCH_SLP_S5#	Output	NC
GPIO[64]	CLKOUTFLEX0	I/O	CORE	3.3V	Native	NC	Output	NC
GPIO[65]	CLKOUTFLEX1	I/O	CORE	3.3V	Native	NC	Output	NC
GPIO[66]	CLKOUTFLEX2	I/O	CORE	3.3V	Native	NC	Output	NC
GPIO[67]	CLKOUTFLEX3	I/O	CORE	3.3V	Native	CK_48M_SIO	Output	NC
GPIO[68]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO68	Input	Pull-Hi
GPIO[69]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO69	Input	Pull-Low
GPIO[70]	Unmuxed	I/O	CORE	3.3V	GPI	PE0_PRESENT#	Output	Pull-Low
GPIO[71]	Unmuxed	I/O	CORE	3.3V	GPI	PCH_GPIO71	Output	Pull-Hi
GPIO[72]	Unmuxed	I/O	DSW	3.3V	Native	GPIO72	Output	Pull-Hi
GPIO[73]	PCIECLKRQ0#	I/O	Resume	3.3V	Native	PCIECLKRQ0#	Input	Pull-Hi
GPIO[74]	SML1ALERT#	I/O	Resume	3.3V	Native	PCH_SML1ALERT#	Output	Pull-Hi
GPIO[75]	SML1DATA	I/O	Resume	3.3V	Native	PCH_SML1DATA	Output	Pull-Hi

GPIO87 RIA# Input COM port signal

DDR-III DIMM Config		
DEVICE	ADDRESS(SA1:SA0)	CLOCK
DIMM 1	00	MEM_MA_CLK_H0/L0 MEM_MA_CLK_H1/L1

- 1106
1. DC_ON change to +19V_ALW pull high
 2. R356 change to 10K ohm.

- 1113
3. CORE
- R72=887 ohm
R65=6.04K
R77=2.32K
- VTT
- R212=3.3K
R224=3.3K
C232=0.22u
- VCCSA
- R170=1.8K
R167=1.8K
R185=9.1K
Add C471=22uF MLCC socket 1
- 3.3V
- R259=4.42K
R258=18K
- DDR
- R196=6.49K
4. MD_ID:Add R642,R643,R644,R645
5. Remove RN41,add R637,R639.

- 1119
1. VGA: Remove Q6 add Q78,Q79
 1. USB IC: U7,U19,U28,U29 change I36-7536A19-U33 to I36-7550P09-U33.

- 0B->0C
- 1211
1. Remove C381

- 1213
1. For ME disable header:Remove R547, R546 上件, add ME_DIS header, ME_DIS_X1 帽子。
 - 2.AZ_SDIN0_R: add C602,但不上件。

- 1219
- Power solution
- CORE
- R77=2.32K->2.49K
R67=49.9K->130K
R72=887R->953R
C51=X->690p
R73=X->100R
C59=0.22u->82n
Q15=X->Add MOS
C545=C544=C112=C122=C123=C543=C542=C113=22u->47u
外加3顆47u MLCC於CPU下方

- GFX
- R35=140K?220K
C16=470p->820p
R29=1.91K->2K
C85=C40=C538=C539=C81=C87=22u->47u
EC42=X->470u

- VCCIO
- C546=C550=C551=C552=22u->47u
C218=X->0.1u
EC41=X->470u

- +12V
- R356=10K->5.9K
CHOKR11=1.2uH->3.3uH (L04-33A7411-L65)

- +3.3V
- C265=2200p->0.1u
C263=47p->100p
R258=18K->20K

- +5V
- C273=2200p->0.1u

- 1220
1. RGB:C36,C46,C53 change 10pf to 3.3 pf.
 - 2.PCH_MEM_PWRGD: C118 change 0.047uf to 220pf.

- 1221
1. Remove test point:TP10~TP16;TP18~TP24;TP40~TP48.

- 1224
1. VCCP: add EC45.

- 1226
1. CPU_VTT: add C606, 上件。 add C607,不上件。
 2. VR_HOT:R20,R60 value change to 11 Kohm.

- 1227
1. LDOVDD:C512 change to 22UF,add C608,10uf.remove test point:LDOVDD1
 - 2.DDR_DRAMRST#:C214 change to 0.1uf, C215 change to 10pf
 - 3.AZ_SYNC:Change R594 from 27 ohm to 15 ohm.

- 1228
1. CHIP_PWGD:Change R592 from 0 ohm to 56 ohm, C597 to 390pf
 - 2.VR_HOT: change R60 to 10.7 Kohm. R20 to 10.2 Kohm

- 0106
- 1.Delay 3VAUX_EN:R286=820Kohm.